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 This paper proposed a low quiescent current low-dropout voltage regulator 
(LDO) with self-compensation loop stability. This LDO is designed for 
Silicon-on-Chip (SoC) application without off-chip compensation capacitor. 
Worst case loop stability phenomenon happen when LDO output load current 
(Iload) is zero. The second pole frequency decreased tremendously towards 
unity-gain frequency (UGF) and compromise loop stability. To prevent this, 
additional current is needed to keep the output in low impedance in order to 
maintain second pole frequency. As Iload slowly increases, the unneeded 
additional current can be further reduced. This paper presents a circuit which 
performed self-reduction on this current by sensing the Iload. On top of that, a 
self-compensation circuit technique is proposed where loop stability is self-
attained when Iload reduced below 100μA. In this technique, unity-gain 
frequency (UGF) will be decreaed and move away from second pole in order 
to attain loop stability. The decreased of UGF is done by reducing the total 
gain while maintaining the dominant pole frequency. This technique has also 
further reduced the total quiescent current and improved the LDO’s 
efficiency. The proposed LDO exhibits low quiescent current 9.4μA and 
17.7μA, at Iload zero and full load 100mA respectively. The supply voltage 
for this LDO is 1.2V with 200mV drop-out voltage. The design is validated 
using 0.13μm CMOS process technology. 
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1. INTRODUCTION  
In recent years, the technology trend in biomedical engineering have tremendously increased the 
market demand for portable, wearable and implantable devices [1-3]. The requirement on complete 
functional integration semiconductor chip such as Silicon-on-Chip (SoC) in low power environment has 
becoming more important [4]. The advanced in transistor process technology that continuously required for a 
lower supply voltage with limited power consumption budget has put circuit designer into formidable 
challenges, especially the power management module [5, 6]. Low dropout linear regulator (LDO) is one of 
the most important unit in the power management module which has a clean supply but lower power 
efficiency compare switching regulator. LDO is suitable to regulate sensitive circuitries such as analog or RF 
modules [7]. The requirement of low power SoC had put LDO circuit design into challenge because the high 
capacitance external off-chip capacitor which is used for stability compensation had to be removed [8, 9]. 
Figure 1 shows a conceptual LDO design for SoC application.  
There are many reported LDO design to resolve the stability issue of integrated LDO in SoC. Jacob 
Day and Donald Y.C.Lie suggested to use NMOS transistor instead of PMOS to implement a source follower 
                ISSN: 2302-9285 
Bulletin of Electr Eng and Inf, Vol. 8, No. 1, March 2019 :  65 – 73 
66
in order to obtain low output impedance at the output of LDO [10]. This method sustain low impedance at 
output node and keep this pole at higher frequency. However the trade-off is the higher dropout voltage is 
required by NMOS pass transistor, thus lower efficiency is obtained. An additional low-impedance loading 
network at output node of LDO has also been suggested [11]. This method is able to maintain a competitive 
low dropout voltage using PMOS as output stage and sustain low impedance at the output node. However, 
excessive amount of current is needed by this circuit to sustain the output in low impedance. Thus, the higher 
quiescent current has resulting a lower efficiency LDO design.  
 
 
 
 
Figure 1. Conceptual LDO design for SoC application 
 
 
To attain the issue of high quiescent current in LDO, there are research studies had been done, such 
as reduced the dropout voltage or reduce the low quiescent current during operation mode [12, 13]. However 
not many researches were being done to reduce quiescent current particularly during very small output load 
current, which means during its idle state. According to the statistic, electronics devices are under stand-by or 
idle mode at most of the time. Analog circuitries particularly LDOs are the major modules that constantly 
consuming current even in its idle state in order to keep the power supply working for the rest of the 
circuities. Therefore, this compromises the efficiency performance since the stand-by quiescent current 
carries a higher weight in efficiency. The efficiency percentage is given by 
 
𝜂 =
𝑉𝑜𝑢𝑡𝐼𝑙𝑜𝑎𝑑
𝑉𝑖𝑛(𝐼𝑄+𝐼𝑙𝑜𝑎𝑑)
∙ 100%        (1) 
 
where 𝐼𝑄 is quiescent current and 𝐼𝑙𝑜𝑎𝑑 is the output load current. Therefore reducing quiescent current to 
maintain a higher efficiency at very small or zero output load current is deemed to be important. Prior to this, 
this paper is focus on reducing the LDO’s quiescent current even during output load current is near to zero, A 
method had been suggested by using self-reduction quiescent current circuitry [14]. This circuitry uses 
minimum quiescent current during high output loading current in order to obtain a better efficiency. It only 
allows adequate amount of additional current to be supplied to attain LDO stability during very low output 
load current. An improved version of such circuitry design is proposed in this paper. In this work, a sense and 
control circuit with low-impedance circuit is introduced. The circuit enables a self-adjusted minimum 
quiescent current to sustain the low output impedance during output load current is very small. At the same 
time, a self-compensation method is used to sustain the stability. This self-compensation mechanism has also 
contributed to the further reduction of total quiescent current. 
 
 
2. PROPOSED LDO CIRCUIT DESIGN 
2.1.  Schematic and circuit implementation 
The schematic of the proposed LDO circuit design is shown in Figure 2 and Figure 3. The proposed 
circuit is mainly consists of biasing circuit, transconductance amplifier (OTA), pass transistor power PMOS 
(MP), low-impedance circuit, sensing and control (SAC) circuit, and feedback network (resistors R1 and R2). 
As shown in Figure 2, the biasing circuit is formed by transistor Mb1, Mb2 and resistor Rb that supply bias 
current to the rest of the circuitry. The OTA amplifier consists of an input differential amplifier (M1~M5) and 
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a gain stage amplifier (M7~M10). Transistor M6 is biased from the SAC circuit to control an auxiliary current 
for the differential amplifier. The output of the gain stage forms a push-pull stage to charge and discharge the 
gate capacitance of the power PMOS, MP. The gate capacitance of MP is large due to the huge transistor size 
of this power PMOS to regulate the tremendous amount of current to the output load circuit. MP output 
impedance, 𝑟𝑜𝑝 is given by (2), where 𝜆 is the channel length modulation. 
 
𝑟𝑜𝑝 =  
1
𝜆𝐼𝑙𝑜𝑎𝑑
         (2) 
 
 
 
 
Figure 2. Proposed LDO circuit design (op-amp) 
 
 
As shown in Figure 3, the low-impedance circuit consists of M18~M21. The source of PMOS 
transistor, M21 is connected to the output node of the LDO to provide a low impedance node. The total output 
impedance at VOUT node, 𝑅𝑜3 is given by (3), where 
1
𝑔𝑚21
 is the output impedance of M21, and 𝑅𝐿 is the 
output load resistance. The current from M12 is mirrored to M21 through current mirror M14, M18 and M20. 
Transistor M19 is used to keep transistor M20 in vigilant to maintain a fast response if M18 is turn off. 
 
𝑅𝑜3 = 𝑟𝑜𝑝||(𝑅1 + 𝑅2)||
1
𝑔𝑚21
||𝑅𝐿       (3) 
 
 
 
 
Figure 3. Proposed LDO circuit design 
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The sensing and control (SAC) circuit consists of sensing circuit (MPT, Rt1 and Rt2) and a differential 
circuit (M11~M15). The size of sensing transistor, MPT is scaled to a ratio of 100 times smaller than MP. 
Changes on output load current, 𝐼𝑙𝑜𝑎𝑑 that flow through MP will reflected to MPT with 100 times smaller 
scale. Voltage level VPT is scaled by the resistor divider Rt1 and Rt2 to be compared with a fixed reference 
voltage, Vth. If 𝐼𝑙𝑜𝑎𝑑 reduces below 100𝜇𝐴, it reflects to VPT, and start the differential mode  
comparison operation. 
 
2.2. Stability analysis and circuit operation 
Figure 4 shows the open-loop domain configuration of the proposed LDO. It shows total three 
amplifier stages, which is the differential amplifier, gain stage, and the power PMOS as the third stage. 
Power PMOS is a common-source amplifier. Each stage corresponding transconductance, output impedance 
and parasitic capacitance are denoted in the configuration as 𝐺𝑚1, 𝐺𝑚2, 𝐺𝑚3, 𝑅𝑜1, 𝑅𝑜2, 𝑅𝑜3, 𝐶1, 𝐶2,  
and 𝐶3 respectively.  
 
 
 
 
Figure 4. Proposed LDO open-loop configuration 
 
 
The output impedance of the first stage, 𝑅𝑜1 is small due to the diode-connected active load which 
imposed approximately 
1
𝑔𝑚
 at its output. Therefore first stage gain 𝐴1 is small and the pole is located at 
higher frequency and doesn’t affect the stability. The second stage has a large output impedance (𝑅𝑜2) due to 
the active load formed by current mirror circuit. Therefore gain 𝐴2 is higher. At this node, large gate 
capacitance of power PMOS contributes to a high value 𝐶2 , and therefore the dominant pole ( 𝑝−3𝑑𝐵) is 
located at this node. The third stage output impedance, 𝑅𝑜3 has a wide variation range which depending on 
the large output load current, as per (2) and (3). Due to the large MP size, the 𝑔𝑚𝑝 is high, thus contributes to 
high gain 𝐴3. The parasitic capacitance 𝐶3 and output load capacitance 𝐶𝐿 contribute to second pole (𝑝2) 
frequency and dependent on 𝑅𝑜3 variation. A compensation capacitor 𝐶𝑐 is connected between the output of 
first and third stage, and gate-drain capacitance of MP between second and third stage, are giving a pole 
splitting effect for frequency compensation. The low frequency gain (𝐴𝐷𝐶), dominant pole ( 𝑝−3𝑑𝐵) and 
second pole (𝑝2) are respectively given by: 
 
𝐴𝐷𝐶 = 𝐺𝑚1𝐺𝑚2𝐺𝑚3𝑅𝑜1𝑅𝑜2𝑅𝑜3       (4) 
 
 𝑝−3𝑑𝐵 =
1
2𝜋𝑅02𝐶2
   = −
1
2𝜋 𝑔𝑚𝑝𝑅02𝑅𝑜𝑢𝑡(𝐶𝑔𝑑+𝐶𝑐)
     (5) 
 
 𝑝2 =
1
2𝜋𝑅03(𝐶3+𝐶𝐿)
 = −
 𝑔𝑚𝑝𝐶𝑔𝑑
𝐶𝑜𝑢𝑡(𝐶𝑔𝑑+𝐶2)
      (6) 
 
The transfer function, T(s) is given by (7): 
 
 T(s)=
 𝑣𝑓𝑏𝑜 (𝑆)
 𝑣𝑓𝑏𝑖 (𝑆)
 ≈
 𝐴𝑑𝑐  × (   1 + 
𝐶𝑐
 2𝑔𝑚𝑙 
𝑠  − 
𝐶𝑐( 𝐶𝑐+ 𝐶𝑔𝑑 )
 2𝑔𝑚𝑙 𝑔𝑚𝑝 
𝑠2  )       
( 1+ 
𝑠
 𝑝−3𝑑𝐵 
)( 1+ [ 
 𝐶𝑐+ 𝐶𝑔𝑑 
 𝑔𝑚𝑙 ( 𝐶𝑔𝑑 + 𝐶𝑐)
+ 
 𝐶𝑐 𝐶2+  𝐶2 𝐶𝑝+  𝐶𝑔𝑑 𝐶𝑝
 𝑔𝑚𝑝 ( 𝐶𝑔𝑑 + 𝐶𝑐)
 ]𝑠 +
 𝐶𝑐 𝐶𝑝(  𝐶2 +  𝐶𝑔𝑑)
 𝑔𝑚𝑙  𝑔𝑚𝑝 (  𝐶𝑐+ 𝐶𝑔𝑑 )
𝑠2 
 (7) 
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The loop stability analysis to be focused in this work is on the worst case scenario where 𝐼𝑙𝑜𝑎𝑑 is 
below 100𝜇𝐴. When 𝐼𝑙𝑜𝑎𝑑 falls below 100μA, 𝑟𝑜𝑝 becomes very large and so does 𝑅𝑜3 as shown in (2) and 
(3). This causes 𝑝2 frequency to reduce tremendously moving toward UGF, and compromise the minimum 
requirement of phase margin if 𝑝2 ≤ √3 𝑈𝐺𝐹. A solution is proposed to reduce 𝑅𝑜3 using low-impedance 
circuit. From (3), small value 
1
𝑔𝑚21
 from low-impedance circuit dominates 𝑅𝑜3 instead of 𝑟𝑜𝑝. If 𝐼𝑙𝑜𝑎𝑑  reduces 
below 100𝜇𝐴, the sensing circuit will cause VPT to decrease below Vth. M12 will start to draw more current 
compare M11. As 𝐼𝑙𝑜𝑎𝑑 reduces, more current will be mirrored from M12 to M21 to obtain smaller impedance 
value, 
1
𝑔𝑚21
. Thus prevent 𝑝2 from further shifting to lower frequency. If 𝐼𝑙𝑜𝑎𝑑 is not low enough to 
compromise the loop stability, only adequate amount of current is used to maintain the loop stability. In other 
words, self-reduction current is performed when 𝐼𝑙𝑜𝑎𝑑 starts to increase from zero. However, at worst case 
stability phenomenon where 𝐼𝑙𝑜𝑎𝑑 is zero, this current can be high. Instead of using excessive current to 
maintain 𝑝2 frequency, a self-compensation circuit method is proposed. The total gain is lowered without 
influencing 𝑝−3𝑑𝐵  in order to shift UGF to lower frequency, away from 𝑝2 as shown in Figure 5. This is done 
by the SAC circuit with a current feedback. As 𝐼𝑙𝑜𝑎𝑑 reduces, VPT decreases, and drain current of M11 starts to 
reduce. Lower current is mirrored from M11 to M6, and reduces the first stage gain. 
 
 
 
 
Figure 5. Bode plot for 𝑰𝒍𝒐𝒂𝒅 < 100μA 
 
 
Therefore the total gain has been reduced but 𝑝−3𝑑𝐵 location is not affected. In other words, as 𝐼𝑙𝑜𝑎𝑑 
reduces, a self-compensation mechanism take effect where the UGF is automatically reduces in order to 
obtain a better phase margin. The proposed SAC circuit has not only reduced the excessive 𝐼21 at low-
impedance circuit, but at same time, it further reduced the tail current at first stage amplifier. This has 
contributed to the reduction of total quiescent current. 
 
 
3. RESULTS AND DISCUSSION 
The proposed LDO in this work has been implemented using 0.13𝜇𝑚 CMOS process technology. 
The frequency response at high load current is stable with phase margin higher than 90°. This work focuses 
on very low output load current phenomenon. The close-loop frequency response of proposed LDO at very 
low load current is plotted as shown in Figure 6. When the load current is reduced, the decrement of second 
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pole can be seen. It’s due to the self-reduction of additional current at low-impedance circuitry. It shows that 
the gain is decreasing when the load current is reduced to zero, and the UGF shifted to lower frequency and 
attained loop stability with phase margin higher than 60°. The 20𝑑𝐵 gain during zero load current doesn’t 
compromise the application of LDO since it’s not in regulating mode. Maintaining adequate phase margin to 
attain loop stability at zero load current is more important so that a quick response is obtained when the load 
current is suddenly required at the LDO output. The resulst also shown an almost linear decrement of UGF 
with the reduction of load current from 100μA.  
 
 
 
 
Figure 6. LDO frequency response for very small load current 
 
 
Figure 7(a) shows the graph of 𝐼21 versus 𝐼𝑙𝑜𝑎𝑑, where 𝐼21 is the current used to keep output 
impedance low during small load current. When 𝐼𝑙𝑜𝑎𝑑 increased from zero to 100𝜇𝐴, 𝐼21 has reduced from 
2.0𝜇𝐴 to 0.5𝜇𝐴 for VCC=1.20V. This shows the self-reduction mechanism of current used in low-impedance 
circuit. Figure 7(b) shows the graph of total quiescent current, 𝐼𝑄 versus 𝐼𝑙𝑜𝑎𝑑. When 𝐼𝑙𝑜𝑎𝑑 reduces from 
100𝜇𝐴, the total quiescent current of LDO has been reduced from 12.8𝜇𝐴 to 7.4𝜇𝐴 for VCC=1.20V. The total 
quiescent current reduction is around 30%.  
 
 
  
  
(a) (b) 
  
Figure 7. (a) 𝑰𝟐𝟏 (b) 𝑰𝑸 , versus 𝑰𝒍𝒐𝒂𝒅 of LDO  
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Figure 8 shows the efficiency performance of proposed LDO at load current below 100μA. The 
result shows 60% efficiency even at very low load current at 25μA. The efficiency has became almost 
constant at 70% and above when load current increased to 50μA. 
 
 
 
 
Figure 8. Efficiency versus Iload 
 
 
The die picture of the LDO is shown in Figure 9. Table 1 shows the comparison between the recent 
reported LDO designs and this work. The reported LDO designs with proximity technology are chosen for 
the comparison. This LDO is designed to deliver a maximum load current of 100mA. The proposed lower 
power LDO supply voltage is 1.2V and the output voltage is 1.0V with dropout voltage of 200mV. The total 
quiescent current is only 9.4𝜇𝐴 at zero output load current, and 17.7𝜇𝐴 at full output load current100𝑚𝐴.  
 
 
 
 
Figure 9. Die picture of proposed LDO 
 
 
Table 1. Comparison of published LDO results 
Published 
LDO 
Technology 
(μm) 
Supply 
Voltage (V) 
Dropout 
Voltage (mV) 
Output 
voltage 
(V) 
Max. Load 
Current 
(mA) 
Min. 
Load 
Current 
(μA) 
Max. 
Quiescent 
Current 
(μA) 
Compensation 
Cap, Cc (F) 
[11] 0.18 1.2 200 1.0 100 0 53.5 10p 
[15] 0.13 >1.313 >113 1.2 70 - 93 external 
[14] 0.13 1.2 100 1.1 100 - 27 8p 
[16] 0.13 1.2 200 1.0 50 50 37.3 - 
This work 0.13 1.2 200 1.0 100 0 17.7 8p 
 
 
4. CONCLUSION  
A low quiescent current LDO with self-compensation has been presented in this work. The proposed 
LDO has improved the loop stability and efficiency issues at worst case scenario where output load current 
𝐼𝑙𝑜𝑎𝑑 is very low. These techniques are implemented by low-impedance circuit and SAC circuits. The 
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variation of 𝐼𝑙𝑜𝑎𝑑  is sensed and feedback by SAC circuit. Firstly, the current used for keeping output 
impedance low is self-reduced as 𝐼𝑙𝑜𝑎𝑑 slowly increases from zero. Secondly, a self-compensation method is 
introduced for frequency compensation, instead of using excessive current to keep 𝑝2 frequency higher. The 
current feedback of the SAC circuit has also further reduced quiescent current. The results have shown that 
this LDO has achieved the goal of reducing quiescent current by adopting current self-reduction technique. 
On top of that, a self-compensation circuit technique on loop stability has also further decreased quiescent 
current.The total quiescent current reduction has contributed to a higher efficiency of the LDO at low  
load current. 
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